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Abstract 
Ray Tracing is a rendering method that generates high quality images by simulating how light 
rays interact with objects in a virtual scene. The ray tracing technique can accurately portray 
advanced optical effects, such as reflections, refractions, and shadows, but at a greater 
computational cost and rendering time than other rendering methods. Fortunately, 
technological advances in GPU computing have provided the means to accelerate the ray tracing 
process to produce images in a significantly shorter time. This paper attempts to clearly 
illustrate the difference in rendering speed and design by developing and comparing a 
sequential CPU and parallel GPU implementation of a ray tracer, written in C++ and CUDA 
respectively. A performance analysis reveals that the optimized GPU ray tracer is capable of 
producing images with speedup gains up to 1852X when compared to the former CPU 
implementation. 
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1 Introduction 
Ray tracing is a technique for rendering images in computer graphics by simulating how light 
rays interact with the virtual environment. By tracing the path of a light ray through a scene and 
emulating the effect of the ray as it intersects with virtual objects, the ray tracing algorithm can 
accurately portray reflections, refractions, shadows, dispersion, scattering, and other optical 
effects with a high degree of realism. Although the concept and application of ray tracing 
existed centuries before the invention of computers, it was not until the work of Arthur Appel 
(Appel, 1968) that the idea of using ray tracing was introduced in the field of computer graphics. 
Appel demonstrated that a computer can render a scene using ray casting, a limited form of ray 
tracing, by sending rays from a viewpoint through each pixel in the image plane. If a ray has 
intersected with an object in the scene, the color of the intersected object is returned and the 
pixel on the image plane is updated to this color. This technique accurately projects the 3D 
scene onto a 2D image. Over a decade later, Turner Whitted (Whitted, 1980) improved upon 
Appel's research and proposed the idea of a recursive algorithm where light rays reflected if a 
collision with an object was detected. If a ray has intersected with an object that has a reflective 
or refractive surface, a secondary ray could be generated at the intersection point and traced. 
This technique allows computers to render complex optical effects, such as reflection and 
refraction, and Whitted’s algorithm became known as recursive ray tracing. 
Although the ray tracing algorithm is relatively simple and widely used in computer graphics, it is 
rarely implemented in real-time applications. Because each ray must be tested for intersection 
against all the virtual objects in the scene, it becomes computationally expensive to render large 
scenes with complex light interactions. Therefore, video games and other graphic applications 
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where speed is critical cannot use ray tracing effectively. However, current GPUs now provide 
the computational power and a parallel framework to significantly improve the performance in 
graphical data calculation. By redesigning the recursive ray tracing algorithm to use iterative 
loops, ray tracing can be parallelized on the GPU's multiple cores and this results in a 
considerable gain in the rendering speeds of ray tracers. 
1.1 Ray Tracing 
Ray tracing is a powerful rendering method consisting of a series of simple algorithms. But, 
before these algorithms can be discussed, it is important to understand how the virtual camera 
and rays interact to simulate real world physics. 
1.1.1 Rays and the Camera Model 
Physical cameras function by capturing particles of light, called photons, and focusing them onto 
a piece of photographic film or an image sensor. Most modern cameras use a lens to converge 
the paths of photons into an image, but it is possible to recreate this process without a lens, as 
demonstrated by the pinhole camera model. This simple model consists of a light-proof box and 
photographic film. A small hole is created at the front of the box to allow photons to strike the 
film. A lens is not required because the small size of the hole allows only relatively few focused 
photons to hit any single point of the film. If the hole is too large, photons could enter the box at 
varying angles and strike the same point of the film. This would cause the final image to appear 
blurry and out of focus. This design prevents unwanted light rays from affecting the image, but, 
based on the position of the film and the pinhole, results in the image being inverted and 
reversed. 
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In computer graphics, this method of capturing an image has become popular as a simple design 
for the interaction between photons and the camera (Glassner, 1989).  
The paths of photons are represented as rays in computer graphics. A ray consists of two 
elements: a point and a vector. The point stores the three-dimensional origin of the ray and the 
vector represents the direction that the ray is traveling. The mathematical equation for a ray is: 
𝑅(𝑡) = 𝑂 + 𝑡𝑫 
where 𝑅(𝑡) is the ray, 𝑂 is the origin, 𝑫 is the normalized direction vector, and 𝑡 is a scalar with 
a range of [0, ∞) that corresponds with any point along the ray (Shirley & Morley, 2003). 
 
Figure 1 - Virtual Camera Model 
 
The virtual camera model used to interact with these rays can be separated into five main parts: 
the eye position, the reference point, the up vector, the image plane, and the viewing frustum.  
The eye position, reference point, and up vector are used to determine the camera’s position 
and orientation. The eye position represents the camera location in 3D space. Similar to the hole 
of the pinhole camera, the eye position is the point where the rays converge. The reference 
point signifies the location at which the camera is pointing. By subtracting the eye position from 
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the reference point and normalizing the result, the view direction vector, also called the view 
plane normal vector, can be determined (Clark, 2013). The view direction vector defines the 
direction that the camera is facing. Perpendicular to the view direction vector is the up vector. 
The up vector points in the normalized direction that is directly up in the camera’s orientation. 
The final orientation vector, the x-axis vector, can be found by calculating the cross product of 
the view direction vector and the up vector and normalizing the result. These three vectors act 
as the camera’s yaw, pitch and roll, allowing the user to orient the camera in three dimensions. 
They are also used in the calculation of the viewing coordinate transform, which aligns the 
virtual camera with the world coordinate system. 
 
Figure 2 - Viewing Frustum 
 
The viewing frustum simply represents the 3D volume that can be seen by the camera. It is 
defined as the volume created by two planes, the near and far clipping plane, located at two 
particular distances along the camera’s view direction vector. Any objects outside of the viewing 
frustum and clipping planes will be “clipped” and not rendered in the final image. Every object 
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within the viewing frustum will be projected onto the final image, assuming no other objects 
obstruct the camera’s view of said object.  
The image plane is positioned in front of the eye position, inside the viewing frustum. The width 
and height of the image plane directly relates to the camera’s field of view, the area that the 
camera can see. Even though its position differs from the pinhole camera model, the image 
plane still functions as the photographic film in the simulation. By excluding rays that do not 
collide with both the image plane and the eye position, the image plane can safely be placed in 
front of the eye position, before the rays converge. This results in a properly oriented image and 
removes an extra step in the ray tracing process (Glassner, 1989). 
1.1.2 Backward Ray Tracing 
In the physical world, millions of photons can be emitted from a single light source every second 
(Glassner, 1989). And statistically, only an extremely small number of these photons will be seen 
by the camera at any single point in time. Tracing every ray from a light source would result in a 
costly calculation with most of the operations providing no benefit to the final calculation of the 
image. It would be much more efficient to trace only the rays that intersects with both the eye 
position and the image plane. This can be achieved with a technique called backward ray tracing 
(Glassner, 1989). Instead of tracing rays from each light source, backward ray tracing emits rays 
(called primary rays) from the camera, through the image plane, and backwards into the scene. 
This method removes the unnecessary rays from the simulation, leaving only the rays that 
contribute to the final image. 
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1.1.3 Ray Generation 
Before a ray tracer can send primary rays through specific points on the image plane and into 
the scene, the image plane must first be divided into a 2D grid of pixel locations. A pixel is the 
smallest component of a digital image, and each pixel represents a single color at a specific point 
in the image. To divide the image plane into pixel locations, the physical screen that is displaying 
the image needs to be mapped to the image plane. Because the physical screen is measured in 
pixels and the image plane is measured with generic units in world coordinates, this process will 
map the screen’s pixels into world coordinate space as pixel locations. The first step in this 
process is to determine what the size of a single pixel will be on the image plane. This can be 
done by dividing the width of the image plane by the width of the physical screen and the height 
of the image plane by the height of the screen. 
𝑃𝑖𝑥𝑒𝑙 𝑊𝑖𝑑𝑡ℎ =
𝐼𝑚𝑎𝑔𝑒 𝑃𝑙𝑎𝑛𝑒 𝑊𝑖𝑑𝑡ℎ
𝑆𝑐𝑟𝑒𝑒𝑛 𝑊𝑖𝑑𝑡ℎ
 
𝑃𝑖𝑥𝑒𝑙 𝐻𝑒𝑖𝑔ℎ𝑡 =
𝐼𝑚𝑎𝑔𝑒 𝑃𝑙𝑎𝑛𝑒 𝐻𝑒𝑖𝑔ℎ𝑡
𝑆𝑐𝑟𝑒𝑒𝑛 𝐻𝑒𝑖𝑔ℎ𝑡
 
Once the pixel’s dimensions have been calculated, a grid of pixel locations can be determined. 
The first pixel location starts at the bottom left corner of the image plane. This can be calculated 
by adding half of the pixel’s width and height to the 𝑥 and 𝑦 coordinates of the image plane’s 
bottom left corner respectively. 
𝑃𝑖𝑥𝑒𝑙 𝐶𝑒𝑛𝑡𝑒𝑟 𝑋 = 𝐼𝑚𝑎𝑔𝑒 𝑃𝑙𝑎𝑛𝑒 𝐿𝑒𝑓𝑡 𝑋 +
𝑃𝑖𝑥𝑒𝑙 𝑊𝑖𝑑𝑡ℎ
2
 
𝑃𝑖𝑥𝑒𝑙 𝐶𝑒𝑛𝑡𝑒𝑟 𝑌 = 𝐼𝑚𝑎𝑔𝑒 𝑃𝑙𝑎𝑛𝑒 𝐵𝑜𝑡𝑡𝑜𝑚 𝑌 + 
𝑃𝑖𝑥𝑒𝑙 𝐻𝑒𝑖𝑔ℎ𝑡
2
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To place more pixel locations along the grid, the pixel center simply needs to be incremented by 
the width and height of a pixel. Adding the pixel width to pixel center 𝑥 will step one pixel to the 
right and adding the pixel height to pixel center 𝑦 will move one pixel up.  
Using this method, a single sample ray tracer can step through the image plane and fire a single 
ray through the center of each pixel location. The generated rays sample the scene, allowing the 
ray tracer to estimate a color for each pixel, based on the information returned from the 
associated ray (Shirley & Morley, 2003). 
1.1.4 Ray-Sphere Intersection 
A ray traveling through the virtual scene has two possible actions: it can intersect with object(s) 
in the scene or it can miss every object. The ray tracer determines this by testing the ray against 
each object in the scene for intersections and calculating the closest intersection to the camera. 
But it is important to recognize that intersection tests are costly calculations and the number of 
tests should be minimized as much as possible. If a scene becomes too complex with a large 
amount of objects, the ray tracer’s speed will significantly decrease during ray intersection 
testing. Techniques must be used to minimize the tests and provide the ray tracer with quick 
and efficient ways to determine a ray’s state in the scene. 
The method used in this paper for minimizing intersection tests places each object inside a 
spherical bounding volume. The volume is calculated to be the smallest spherical space that 
encloses the object, providing the ray tracer with a rough estimate of each object’s three-
dimensional volume (Clark, 2011). This method is used for the initial test between a ray and an 
object and can quickly determine if more intersection testing is required. If a ray does not 
intersect with the object’s bounding sphere, the ray tracer can conclude that the ray will not 
intersect with any part of the object. This gives the ray tracer the ability to avoid unnecessary 
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intersection tests with objects that are not within a ray’s path through the scene. Another 
benefit to using the bounding sphere method is that calculating the intersection between a ray 
and a sphere is a relatively quick and simple operation.  
Any point 𝑃 on the surface of a three-dimensional sphere with a center of (𝐶𝑥 , 𝐶𝑦, 𝐶𝑧) and 
radius 𝑅 can be represented as: 
(𝑃𝑥 − 𝐶𝑥)
2 + (𝑃𝑦 − 𝐶𝑦)
2
+ (𝑃𝑧 − 𝐶𝑧)
2 = 𝑅2 
This same equation can be written in vector form: 
(𝑷 − 𝑪) ∙ (𝑷 − 𝑪) = 𝑅2 
To calculate intersection points between a ray and a sphere, the ray tracer needs to test if any 
point 𝑃 along the ray is also a point on the surface of the sphere. This can be done by 
substituting the points 𝑃(𝑡) = 𝑂 + 𝑡𝑫 of a ray into the sphere equation and solving for the 
values of 𝑡 which produce points on the sphere’s surface. 
(𝑂 + 𝑡𝑫 − 𝐶) ∙ (𝑂 + 𝑡𝑫 − 𝐶) = 𝑅2 
Which can also be written as: 
(𝑫 ∙ 𝑫)𝑡2 + (2𝑫 ∙ (𝑂 − 𝑫))𝑡 + (𝑂 − 𝐶) ∙ (𝑂 − 𝐶) − 𝑅2 = 0 
This equation can now be rewritten as a quadratic formula: 
𝐴𝑡2 + 𝐵𝑡 + 𝐶 = 0 
where: 
𝐴 = 𝑫 ∙ 𝑫 
𝐵 = 2𝑫 ∙ (𝑂 − 𝐶) 
𝐶 = (𝑂 − 𝐶) ∙ (𝑂 − 𝐶) − 𝑅2 
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To solve for the unknown value of 𝑡, the quadratic equation gives: 
𝑡0 =
−𝐵 − √𝐵2 − 4𝐴𝐶
2𝐴
                   𝑡1 =
−𝐵 + √𝐵2 − 4𝐴𝐶
2𝐴
 
where 𝑡0 and 𝑡1 are the two parameter values of the intersection points between the ray and 
sphere. The smallest positive value of 𝑡0 and 𝑡1 represents the closest intersection.  
There is also an optimization that can be implemented when calculating the value of 𝑡. The 
algorithm can end the quadratic calculation early by checking if the discriminant 𝐵2 − 4𝐴𝐶 is 
negative. If the discriminant is negative, than the ray has missed and there are no intersections 
between the ray and the sphere (Shirley & Morley, 2003). Also, if the sphere is being used only 
as a bounding volume, the algorithm can finish at this point even if the discriminant is positive. 
This is because the intersection point of a bounding sphere is not needed. The ray tracer only 
needs to know if the ray has intersected with the bounding sphere (Clark, 2011). 
1.1.5 Ray-Triangle Intersection 
Once a ray has intersected with a bounding sphere, the ray tracer can begin calculating the 
closest intersection point of the ray and the object that the sphere surrounds. There is still a 
chance that the ray will miss the object and no intersection points will be found. This is because 
the bounding sphere covers a larger volume than the object that it bounds and can lead to a 
false positive. 
An object’s volume is represented by a polygonal mesh consisting of vertices, edges, and faces. 
Each vertex designates a single three-dimensional point in the scene. Edges are formed from 
connecting two vertices and create a line in 3D space. Faces are simple convex polygons 
composed of edges and vertices to represent part of the surface of the polygonal mesh. This 
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paper uses triangular meshes with each face consisting of three vertices and edges (Shirley & 
Morley, 2003). 
To calculate intersection points between a ray and an object, the ray tracer must test the ray 
against every triangular face that defines the object’s mesh. Moller & Trumbore’s ray-triangle 
intersection algorithm is used in this paper to perform the required calculations (Möller & 
Trumbore, 1997). This algorithm uses the barycentric coordinate system to define points within 
a triangle corresponding to masses placed at each vertex of the triangle.  
A point 𝑇(𝑢, 𝑣) on a triangle with vertices (𝑉0, 𝑉1, 𝑉2) can be written as: 
𝑇(𝑢, 𝑣) = 𝑉0 + 𝑢𝑬𝟎 + 𝑣𝑬𝟏 
where (𝑢, 𝑣) are the barycentric coordinates and (𝑬𝟎, 𝑬𝟏) are the edges of a triangle expressed 
as vectors: 
𝑬𝟎 = 𝑉1 − 𝑉0 
𝑬𝟏 = 𝑉2 − 𝑉0 
The point 𝑇(𝑢, 𝑣) is within the triangle if and only if: 
𝑢 ≥ 0 
𝑣 ≥ 0 
𝑢 + 𝑣 ≤ 1 
To calculate an intersection point between a ray and a triangle, the ray tracer needs to test if 
any point 𝑃 along the ray is also a point within the barycentric coordinates of the triangle. This 
can be done by substituting the points 𝑃(𝑡) = 𝑂 + 𝑡𝑫 of a ray into the triangle equation and 
solving for the value of 𝑡 which produces a point on the triangle’s surface. 
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𝑂 + 𝑡𝑫 = 𝑉0 + 𝑢𝑬𝟎 + 𝑣𝑬𝟏 
This equation can be rearranged to: 
𝑂 − 𝑉0 = 𝑢𝑬𝟎 + 𝑣𝑬𝟏 − 𝑡𝑫 
In matrix form, the equation appears as: 
𝑻 =  [−𝑫 𝑬𝟎 𝑬𝟏] [
𝑡
𝑢
𝑣
] 
where:  
𝑻 = 𝑂 − 𝑉0 
The solution for (𝑡, 𝑢, 𝑣) can be obtained by using Cramer’s rule: 
[
𝑡
𝑢
𝑣
] =
1
|−𝑫 𝑬𝟎 𝑬𝟏|
[
| 𝑻 𝑬𝟎 𝑬𝟏|
|−𝑫 𝑻 𝑬𝟏|
|−𝑫 𝑬𝟎 𝑻|
] 
In linear algebra, it is known that: 
det(𝐴, 𝐵, 𝐶) = |𝐴 𝐵 𝐶| = −(𝐴 × 𝐶) ∙ 𝐵 = −(𝐶 × 𝐵) ∙ 𝐴 
This allows the equation to be rewritten as: 
[
𝑡
𝑢
𝑣
] =
1
(𝑫 × 𝑬𝟏) ∙ 𝑬𝟎
[
(𝑻 × 𝑬𝟎) ∙ 𝑬𝟏
(𝑫 × 𝑬𝟏) ∙ 𝑻
(𝑻 × 𝑬𝟎) ∙ 𝑫
] 
=
1
𝑷 ∙ 𝑬𝟎
[
𝑸 ∙ 𝑬𝟏
𝑷 ∙ 𝑻
𝑸 ∙ 𝑫
] 
where: 
𝑷 = (𝑫 × 𝑬𝟏) 
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𝑸 = (𝑻 × 𝑬𝟎) 
Finally, (𝑡, 𝑢, 𝑣) can be solved: 
𝑡 =  
𝑸 ∙ 𝑬𝟏
𝑷 ∙ 𝑬𝟎 
 
𝑢 =  
𝑷 ∙ 𝑻
𝑷 ∙ 𝑬𝟎
 
𝑣 =  
𝑸 ∙ 𝑫
𝑷 ∙ 𝑬𝟎
 
The ray-triangle intersection algorithm also includes multiple conditions that allow it to finish 
early if the algorithm determines that the ray will not intersect with the current triangle. The 
first condition checks the calculated determinant 𝑷 ∙ 𝑬𝟎. If the determinant is equal to zero, 
than the ray is considered to be parallel to the triangle and does not intersect. Calculating the 
values of 𝑡, 𝑢, and 𝑣 are not required in this case because the intersection test has already 
failed. A determinant with a negative value indicates that a ray may be intersecting with a 
triangle that faces away from the virtual camera, called a back facing triangle (Clark, 2008). 
Depending on if the ray tracer is set to ignore back facing triangles, this could act as another 
early exit for the algorithm. 
When solving for the value of 𝑡, the algorithm must first determine that the barycentric 
coordinates 𝑢 and 𝑣 are within the boundaries of the triangle. If back facing triangles are 
ignored, the intersection point exists in the triangle if and only if: 
𝑷 ∙ 𝑬𝟎 ≥ 𝑢 ≥ 0 
0 ≤ 𝑣 
𝑷 ∙ 𝑬𝟎 ≥ 𝑢 + 𝑣 
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If back facing triangles are included, the intersection point is in the triangle if and only if: 
1 ≥ 𝑢 ≥ 0 
0 ≤ 𝑣 
1 ≥ 𝑢 + 𝑣 
If these conditions are true, the algorithm will calculate a new 𝑡 parameter value for the 
intersection point between the ray and the triangle. And if the value of 𝑡 is less than a previously 
calculated 𝑡 value associated with the same ray, then the smaller 𝑡 value should replace the 
previous value as the ray’s closest intersection point to the camera. 
1.1.6 Phong Shading Model 
After the closest intersection point of each ray has been found, the ray tracer can begin 
calculating the surface normals. The surface normal at the intersection point is a normalized 
vector that indicates a direction perpendicular to the surface at a single point (Glassner, 1989). 
The ray tracer uses the surface normal to determine the orientation of the surface and how light 
will reflect from it. A shading model is used to define how the surface normals will be calculated 
and, as a result, how the shading of a surface is blended from polygon to polygon (Clark, 2006a). 
This paper uses the Phong shading model to define how objects are shaded in the scene. 
Developed by Bui Tuong Phong at the University of Utah, the Phong shading model interpolates 
surface normals across the triangles that form an object’s surface and calculates a shade value 
based on each normal (Phong, 1975). By interpolating between triangles, the resulting surface 
normal will be the same along shared edges. This will give the impression that the surface is 
smooth and that no hard edges exist. 
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To create this effect, the Phong shading model begins by calculating a single normal vector for 
each triangle: 
𝑵 = 𝑬𝟎 × 𝑬𝟏 
where 𝑵 is the surface normal and 𝑬𝟎 and 𝑬𝟏 are two vector edges of the current triangle. Once 
the triangle normals have been calculated, the vertex normals can be determined. Since vertices 
are shared between the connected edges of triangles in a surface, each vertex normal is 
calculated by averaging the normals from each triangle that the vertex belongs to. The equation 
to calculate a vertex normal is: 
𝑵 =
1
𝑛
(𝑻𝟏 + 𝑻𝟐 + ⋯ + 𝑻𝒏)  
where 𝑵 is the vertex normal, 𝑛 is the number of triangles that the vertex belongs to, and 
𝑻𝟏 … 𝑻𝒏 are the triangle normals that are being averaged. 
The Phong shading model can now calculate the surface normal at an intersection point on an 
object’s surface by interpolating between the vertex normals of the triangle containing the 
point. The weights to interpolate each vertex normal by are found from the 𝑢 and 𝑣 coordinates 
that are calculated during the previous ray-triangle intersection tests. The equation to calculate 
the surface normal at an intersection point is: 
𝑵𝒑 =  (1 − 𝑢 − 𝑣)𝑽𝟎 + 𝑢𝑽𝟏 + 𝑣𝑽𝟐 
 where 𝑵𝒑 is the interpolated surface normal at the intersection point, 𝑢 and 𝑣 are the 
barycentric coordinates of the point, and 𝑽𝟎, 𝑽𝟏, and 𝑽𝟐 are the three vertex normals of the 
triangle containing the point. 
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1.1.7 Phong Reflection Model 
Once the surface normal at an intersection point is found, the ray tracer can begin generating a 
return color for the current ray. If a ray does not intersect with any objects, the return color is 
set to a predetermined background color. If an intersection is found, the return color represents 
the reflection of light based on the angle of the intersected triangle and ray with respect to the 
positions of the light sources in the scene. This paper implements the Phong reflection model to 
categorize several properties of the reflected light and define how the final color is calculated.  
Also developed by Bui Tuong Phong, the Phong reflection model divides light reflections into 
three categories: ambient, diffuse, and specular light (Phong, 1975). Ambient light is used to 
model the indirect light that is reflected off of other objects within a scene. Diffuse light is used 
model direct light that is reflected by the surface of an object in all directions. And specular light 
is used to model direct light that is reflected by the surface of an object in a single direction. The 
Phong reflection model describes how the surfaces of objects in the scene reflect and absorb 
light by defining each surface with an ambient, diffuse, and specular reflection coefficient. The 
reflection coefficient stores a value between 0 and 1 of each of the three primary wavelengths: 
red, green, and blue. A value of 1 indicates that the specific wavelength is completely reflected 
by the surface. As the value decreases towards 0, the absorption of the surface increases and 
less light is reflected on this wavelength. A similar property is used to define the intensity of the 
wavelengths of light that strike an object’s surface. The equations for calculating ambient, 
diffuse, and specular light use these properties to vary the intensity and color of the reflection of 
light on individual surfaces within the scene. 
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Because ambient light is defined as indirect light that comes from all directions, the orientation 
of the object’s surface with respect to the viewer does not affect the intensity of the reflected 
ambient light. This makes the equation to calculate ambient light straightforward: 
𝐼𝑝𝑎 = 𝐾𝑎𝐼𝑎 
where 𝐼𝑝𝑎 is the reflected intensity of the ambient light at the reflection point, 𝐾𝑎 is the 
surface’s ambient reflection coefficient, and 𝐼𝑎 is the intensity of the ambient light striking the 
surface. 
Lambert’s Law explains that the intensity of a diffusely reflecting surface is directly proportional 
to the cosine of the angle 𝜃 between the surface normal and the reflected ray of light. The 
reflection of diffuse light is maximal when the angle between the surface normal and the 
reflected light ray is close or equal to 0. To calculate the total diffuse light on a surface at single 
point, the equation is written as: 
𝐼𝑝𝑑 = 𝐾𝑑 ∑ 𝐼𝑖
𝑚
𝑖=1
(𝑵 ∙ 𝑳𝒊) 
where 𝐼𝑝𝑑 is the total reflected intensity of the diffuse light at the reflection point, 𝐾𝑑 is the 
surface’s diffuse reflection coefficient, 𝑚 is the number of light sources, 𝐼𝑖 is the intensity of the 
diffuse light from light source 𝑖, 𝑵 is the calculated surface normal vector at the reflection point, 
and 𝑳𝒊 is the negated vector of the light ray from light source 𝑖. Unlike the equation for ambient 
light, a summation is used to include the diffuse intensity and light ray vector from each light 
source. 
The position of the viewer becomes important when calculating specular reflection. Since 
specular light does not reflect in every direction, a specular reflection can only be seen by the 
17 
 
viewer if he/she is in a specific location to the reflecting ray of light. The area that that specular 
reflection can be seen in is determined by the shininess value of a surface. If the shininess value 
is large, the specular reflection area will be small with a high intensity of specular light, giving 
the surface a glossy appearance. As the shininess value decreases to 0, the specular intensity 
will decrease and the reflection area will grow in size until the surface appears to be flat / matte 
with no visible specular reflection. The equation to calculate the total specular light on a surface 
at a single point is: 
𝐼𝑝𝑠 = ∑ 𝐼𝑖
𝑚
𝑖=1
𝐾𝑠(𝑹 ∙ 𝑽)
𝑛 
where 𝐼𝑝𝑠 is the total reflected intensity of the specular light at the reflection point, 𝑚 is the 
number of light sources, 𝐼𝑖 is the intensity of the specular light from light source 𝑖, 𝐾𝑠 is the 
surface’s specular reflection coefficient, 𝑹 is the vector of the reflecting ray of specular light, 𝑽 is 
the vector of the view direction of the viewer, and 𝑛 is the shininess value of the surface. To 
calculate the reflecting light vector 𝑹, the negated light ray 𝑰 needs to be orthogonally projected 
and reflected across the surface normal: 
𝑹 = 𝑰 − 2(𝑰 ∙ 𝑵)𝑵 
where 𝑹 is the reflected light ray, 𝑰 is the incoming light ray from the light source, and 𝑵 is the 
calculated surface normal. This equation is derived from the law of reflection, which states that 
the angle between the incident ray and the normal is equal to the angle created by the reflected 
ray and the same normal. 
By joining the ambient, diffuse, and specular equations together, the combined total reflected 
intensity of light at the reflection point can be determined: 
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𝐼𝑡𝑜𝑡𝑎𝑙 = 𝐾𝑎𝐼𝑎 + ∑ 𝐼𝑖
𝑚
𝑖=1
(𝐾𝑑(𝑵 ∙ 𝑳𝒊) + 𝐾𝑠(𝑹 ∙ 𝑽)
𝑛) 
However, this calculation assumes that every light source will affect each surface. This is not 
true as it is entirely possible that another object could block the incoming light rays from a light 
source and cast a shadow on the surface being calculated. Fortunately, determining the location 
of shadows in a scene is a straightforward process with ray tracing. 
1.1.8 Shadows 
Shadow computation can be included as an intermediate step when calculating the Phong 
reflection at an intersection point. By sending a ray from the intersection point to each light 
source, the ray tracer can perform intersection tests to check if the ray intersects with any 
objects in its path. If an intersection is detected, then an object exists between the light and the 
surface and will block incoming direct light sent from the light source. To create the effect of a 
shadow being cast on the surface, the blocked light source can be ignored when calculating the 
reflected intensity of diffuse and specular light on the surface. If no intersection is found, than 
the direction vector of the ray can be used to define the incoming light from the source in the 
diffuse and specular calculations (Clark, 2006b). 
1.1.9 Specular Reflection 
Surfaces with a specular reflection or refraction can also be simulated with ray tracing. If a ray 
intersects with a surface that is reflective or refractive, a subsequent ray must be sent from the 
surface to compute what color the surface may be reflecting or refracting. If this new ray 
intersects with another specular surface, an additional ray will be sent from this surface and the 
cycle will continue. This technique is known as recursive ray tracing because it implements a 
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recursive “tree” of reflection / refraction rays to perform the computation (Jensen & 
Christensen, 2007). 
If a ray intersects with a surface that has a specular reflection, a reflection ray can to be 
generated using the law of reflection: 
𝑹 = 𝑰 − 2(𝑰 ∙ 𝑵)𝑵 
where 𝑹 is the reflected light ray, 𝑰 is the incoming light ray from the light source, and 𝑵 is the 
calculated surface normal. The ray tracer can then recursively trace the reflection ray in the 
same way the primary rays are processed. Once a reflective ray in a set of recursive rays has 
intersected with a non-reflective surface, missed every object, or reached a maximum recursive 
limit, the ray tracer can begin stepping back through the recursive tree combining the calculated 
Phong reflection color returned by each ray. By combining the returned reflected light with the 
total reflected light of previous reflective surfaces, the surfaces will appear to reflect the 
surrounding objects and environment. 
Since most objects will not have a 100% reflective surface, some light will be absorbed when 
reflecting on the surface. The light contributing from the reflection rays should be less than the 
incident amount of light on the reflective surface. To model this absorption, the ray tracer can 
use the reflectivity of a surface, between 0 and 1, to scale the reflected light and reduce the 
intensity of the reflection on the surface. 
1.1.10 Specular Refraction 
Surfaces with a specular refraction are computed in the same recursive manner as reflective 
surfaces. If a primary ray intersects with a refractive surface, a refractive ray will be created and 
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transmitted through the object. To generate a refractive ray, the ray tracer uses an equation 
derived from the law of refraction or Snell’s law. Snell’s law tells us that: 
𝑛 sin 𝜃 = 𝑛𝑡 sin 𝜃′ 
where 𝑛 is the index of refraction of the material of the incident ray, 𝑛𝑡 is the index of refraction 
of the transmitting material, and 𝜃 and 𝜃′ are the angles of incidence and refraction.  
And since: 
sin2 𝜃 + cos2 𝜃 = 1 
it can now be shown that: 
cos2 𝜃′ = 1 −
𝑛2(1 − cos2 𝜃)
𝑛𝑡
2  
If 𝑵 is the surface normal vector and 𝑩 is a vector that is parallel to the surface, than these to 
unit vectors form a basis for the plane of refraction. A new equation can be written using these 
vectors: 
𝑻 = sin 𝜃′ 𝑩 − cos 𝜃′ 𝑵 
where 𝑻 is the refracted light ray. 
Similarly, the incident ray 𝑫 and surface vector 𝑩 can be found using the same basis: 
𝑫 = sin 𝜃 𝑩 − cos 𝜃 𝑵 
𝑩 =
𝑫 + 𝑵 cos 𝜃
sin 𝜃
 
And finally, using substitution to solve for the refracted ray 𝑻: 
𝑻 =
𝑛(𝑫 + 𝑵 cos 𝜃)
𝑛𝑡
− 𝑵 cos 𝜃′ 
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=
𝑛(𝑫 − 𝑵(𝑫 ∙ 𝑵))
𝑛𝑡
− 𝑵√1 −
𝑛2(1 − (𝑫 ∙ 𝑵)2)
𝑛𝑡
2  
1.2 Objective 
The intent of this paper is to clearly illustrate the difference between CPU and GPU ray tracers in 
both speed and quality of the ray tracing algorithm. To meet this objective, the author will 
develop two ray tracers: a ray tracer which runs exclusively on the CPU and a GPU ray tracer 
based on the original CPU implementation. The CPU ray tracer will be written in C++ and 
implement a recursive ray tracing algorithm running on a single thread. The GPU ray tracer will 
utilize the Compute Unified Device Architecture (CUDA) by NVIDIA and replace the recursive ray 
tracing algorithm with a parallel algorithm that is iterative. Rendering tests of simple and 
complex scenes will be executed on both the CPU and GPU ray tracer and the performance of 
each will be measured. 
1.3 Related Work 
There has been a large amount of research in general-purpose computing on graphics 
processing units (GPGPU computing) and numerous papers can be found that are directed 
towards the improving the speed of ray tracing with GPGPU computing and parallelization. 
Some research, similar to this one, approaches the idea of ray tracing on GPU hardware as a 
study in parallelizing the ray tracing process and how it compares to sequential ray tracing 
(Britton, 2010; Budge et al., 2008; Segovia et al., 2009). Other papers target specific algorithms 
or data structures that can be used in ray tracing and implement new optimized structures 
suitable for GPGPU computing (Carr, Hoberock, Crane, & Hart, 2006; Santos, 2009). The results 
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from this research have shown that GPGPU computing is a powerful technology that can give a 
considerable performance gain to parallelizable applications, such as ray tracing. 
1.4 CUDA 
NVIDIA’s CUDA was designed to run code in parallel by taking advantage of the streaming 
multiprocessors that are primarily used for graphics processing on GPUs. In 2007, the CUDA 
development environment became available for public use on NVIDIA’s G80 graphics cards. 
Since then, CUDA has been made available for all G8x series GPUs and higher. This includes the 
GeForce, Quadro, and Tesla line of NVIDIA graphics cards. Each CUDA capable card has a specific 
compute capability, which represents the version of CUDA that is supported. Supported 
features, such as recursion and C++ functionality, and technical specifications can be determined 
from the compute capability of a card. Newer versions of CUDA provide developers with 
powerful features, such as function pointers, recursion, and C++ class functionality. When 
developing a CUDA accelerated application, it is important to understand how the programming 
model and GPU architecture work together to perform parallel computations. 
1.4.1 Kernel Functions 
In the CUDA programming model, a kernel function specifies code that should be executed 
in parallel. When a kernel function is executed, the kernel’s code is run multiple times 
simultaneously with different sets of data. This parallel programming technique is called 
SPMD (single program, multiple data) (Kirk & Hwu, 2010) and is the primary method of 
parallelization in CUDA. CUDA-specific keywords __global__, __device__, and __host__ are 
placed before a function declaration to indicate whether a function is a kernel, a device 
(GPU) function, or a host (CPU) function. It is important to recognize that kernels are not 
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functions and cannot return a value. They are subroutines that are callable from the host 
computer that execute on the CUDA device (Farber, 2012). 
1.4.2 Threads 
When a kernel is launched, a grid of GPU threads is generated to run the kernel’s code in 
parallel. Each thread is responsible for its own set of data that will be computed with the 
executed code. The grid that is created by the kernel is typically comprised of thousands to 
millions of threads (Kirk & Hwu, 2010). At the top level, a grid can be organized into a one, two, 
or three-dimensional hierarchy of thread blocks. All blocks have a unique identifier (blockIdx.x, 
blockIdx.y, blockIdx.z) and contain the same number of threads. Each block is then organized 
into a three-dimensional array of threads where each thread has its own unique identifier 
(threadIdx.x, threadIdx.y, threadIdx.z). This organization of blocks and threads assists in defining 
what data set is associated with a thread and which streaming multiprocessor the thread will be 
executed on. 
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Figure 3 - CUDA Thread Organization 
 
1.4.3 Memory Model 
CUDA threads execute on a physically separate GPU device from the host computer that is 
running the application. This means that the GPU device needs to have its own multiprocessors, 
on-chip memory, and on-board memory that are separate from the host. Before a kernel 
launches, the data that each thread will be calculating needs to reside in the on-board global 
memory of the device. This can be done by allocating the required global memory space on the 
device and copying the data from the host memory, the RAM, to the newly allocated area 
before executing the kernel.  
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Figure 4 - CUDA Memory Hierarchy 
 
Global memory is an on-board, shared memory system that is accessible by all streaming 
multiprocessors that are on the device (Farber, 2012). It is the most commonly used memory, 
providing the space to store large amounts of data on the GPU between kernel calls. Global 
memory is measured in gigabytes and is the largest but slowest type of memory available on a 
GPU. Because of its limited bandwidth, global memory cannot provide the streaming 
multiprocessors with enough data to keep them fully loaded (without stalls). To achieve peak 
performance, the data being processed must be moved to the streaming multiprocessor’s on-
chip memory. 
The limited on-chip memory of a streaming multiprocessor is measured in kilobytes and it 
contains the fastest type of memory on the GPU. It is significantly faster than off-chip memory, 
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but on-chip memory cannot store the large amounts of data that can be placed in global 
memory. This makes it necessary to reuse data within the streaming multiprocessor to achieve 
optimal performance. Fortunately, there are multiple types of off-chip and on-chip memory and 
caches that provide various opportunities for data reuse.  
On devices with a compute capability of 2.0 or higher, L1 and L2 caches are included to store 
certain types of memory and improve memory access requests and data reuse. The unified L2 
cache sits between the off-chip and on-chip memory and caches all data loads and stores in a 
least recently used (LRU) fashion (Farber, 2012). This includes the initial memory copy from the 
host to the device. The L1 cache is designed for data reuse with spatial locality, not temporal 
locality like the L2 cache. Each streaming processor has its own L1 cache that is used to store 
local, on-chip data. 
There are six CUDA memory types that will be discussed in this section: global, constant, 
texture, shared, local, and register memory. 
Constant and texture memory, are bound to global memory in the same location. These two 
types of memory have extra characteristics and a small on-chip cache on each streaming 
multiprocessor that allow for better data reuse and quicker memory access than generic global 
memory. Constant memory is a read-only, off-chip memory type that can only be written to by 
the host. Once written to, constant memory is statically allocated within a file that resides in 
global memory. Constant memory provides an efficient way to broadcast read-only data to all 
threads on the GPU and store the data in the uniform cache on each streaming multiprocessor 
for reuse. Off-chip texture memory is generally used in visualization and is optimized for 2D 
spatially locality. If a series of threads request memory in a non-linear access pattern, it is 
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possible for texture memory to outperform global memory by finding nearby data in the 2D 
texture coordinate space and caching it in the texture cache on the streaming multiprocessor. 
Register memory is the fastest memory on the GPU. This on-chip memory provides the threads 
on a streaming multiprocessor with enough bandwidth and low enough latency to reach peak 
performance (Farber, 2012). It is important to monitor how many registers each thread requires 
as there is a maximum number of registers per streaming multiprocessor. For instance, if 2048 
threads are running on a streaming multiprocessor and there is a maximum of 32K 32-bit 
registers, then there can only be 16 registers allocated to each thread. 
When a kernel uses more registers than are available on a streaming multiprocessor, the extra 
data is spilled onto the on-chip local memory. Local memory is bound to a section of the L1 
cache. Spilled register memory and structures / arrays that are too large for registers are stored 
in local memory to minimize performance impact and reduce requests to global memory. The L1 
cache also contains a section of shared memory. Shared memory is designed to allow threads 
within the same block on a streaming multiprocessor to share the designated memory. This 
provides threads with a method to communicate and collaborate on computations (Sanders & 
Kandrot, 2011). Shared memory also has the ability to multicast, allowing a single shared 
memory fetch to broadcast data to multiple requesting threads. 
It is important to understand the pros and cons of each memory type when designing a CUDA 
application. By using the CUDA memory types to take advantage of data reuse, the threads on a 
streaming multiprocessor can experience minimal latency during computation and avoid 
stalling. 
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1.5 Parallelization with CUDA 
The first step in converting a sequential program to a parallel program is to decide how a kernel 
will divide the task among thousands of GPU threads running in parallel. Thankfully, a ray 
tracer’s design and data structure can be easily mapped to a parallel solution. 
1.5.1 Thread Organization 
Since rays can be computed independently from other rays in the ray tracer, it makes sense to 
assign each ray to a thread on the GPU. This allows each thread to compute a ray’s reflection 
color without interfering with other threads and volatile memory.  
A kernel’s grid of blocks can also simplify how a thread’s unique ID maps to a ray’s position on 
the two-dimensional image plane. By defining a grid and block’s hierarchy to be organized in 
two dimensions, a thread ID’s 𝑥 and 𝑦 value, offset by the IDs and dimensions of the block and 
grid, match a ray’s generic 𝑥 and 𝑦 positions. That is, a ray with 𝑥 = 0 and 𝑦 = 0 at the bottom 
left pixel position of the image plane would have a thread ID of 𝑥 = 0 and 𝑦 = 0 as well. This 
provides a kernel with a simple way to fetch the appropriate ray data for each thread based only 
on the thread, block, and grid information. This method also works if the rays are stored in a 
linear array. Here is the equation to calculate the 𝑥, 𝑦, and linear offset to the appropriate ray 
data associated with a thread: 
𝑥 = 𝑡ℎ𝑟𝑒𝑎𝑑𝐼𝑑𝑥. 𝑥 + 𝑏𝑙𝑜𝑐𝑘𝐼𝑑𝑥. 𝑥 ∗ 𝑏𝑙𝑜𝑐𝑘𝐷𝑖𝑚. 𝑥 
𝑦 = 𝑡ℎ𝑟𝑒𝑎𝑑𝐼𝑑𝑥. 𝑦 + 𝑏𝑙𝑜𝑐𝑘𝐼𝑑𝑥. 𝑦 ∗ 𝑏𝑙𝑜𝑐𝑘𝐷𝑖𝑚. 𝑦 
𝑙𝑖𝑛𝑒𝑎𝑟 𝑜𝑓𝑓𝑠𝑒𝑡 = 𝑥 + 𝑦 ∗ 𝑏𝑙𝑜𝑐𝑘𝐷𝑖𝑚. 𝑥 ∗ 𝑔𝑟𝑖𝑑𝐷𝑖𝑚. 𝑥 
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1.5.2 Kernel Complexity and Size 
Since each thread can independently perform all necessary calculations for a ray, it is possible to 
write a single kernel for the entire ray tracer. But large, complex kernels, such as this one, can 
introduce issues that will not be noticeable until runtime. 
The first issue is based on the performance and communication between the kernel and the 
host. When a kernel is launched, the host loses contact with the kernel as it runs on the GPU 
device. Unless specified to run asynchronously, the host waits for the kernel to finish before 
continuing to execute commands. The issue in this case comes from a kernel taking too long to 
complete its task on the GPU device. If a host loses contact with a running kernel for more than 
a few seconds, the host interrupts the device and cancels the kernel’s operation. This is a safety 
measure that is implemented into all Nvidia drivers to prevent processes from running 
indefinitely on the GPU.  
Another issue with using a single, complex kernel is a greater risk of register spilling and 
expensive conditional operations. If a single thread requires a large number of registers to run a 
complicated kernel program, then the execution of thousands of threads in parallel will cause 
the registers to spill to the L1 cache and a decrease in performance will occur. A complicated 
kernel program is also more likely to contain a large number of conditional statements. Unlike 
conditional statements in sequential programing, parallel conditional statements do not allow 
threads on a streaming multiprocessor to skip over branches of code. Each branch of each 
conditional must be evaluated, resulting in slower thread execution (Farber, 2012). 
The solution to both of these problems is to divide a complex kernel into multiple smaller 
kernels or to call the kernel multiple time with a smaller set of data. Both solutions allow the 
kernel to complete faster and communicate with the host that it has finished in time. 
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The method used in this paper divides the parallel ray tracer into multiple, small kernels based 
on the different algorithms of a ray tracer (ray generation, triangle intersection, shading, etc.). 
Any kernels that execute complex algorithms, such as the triangle intersection kernel, are 
launched multiple times with smaller data sets. 
1.5.3 Replacing Recursion 
Recursion is a necessary process in classic ray tracing. Advanced effects, such as reflections and 
refractions, use recursion to temporarily store intermediate color values before calculating a 
final convex combination of colors. Although recursion is available on newer CUDA devices, the 
complexity of the recursive stack during ray tracing can cause unnecessary pressure on register 
and local memory. This can result in a large decrease in performance as threads are forced to 
wait for memory requests. Instead of relying on recursion, a parallel ray tracing algorithm should 
be written as an iterative loop, giving the developer complete control over the design and use of 
the stack. 
This paper uses an iterative ray tracing algorithm outlined by Alejandro Segovia, Xiaoming Li, 
and Guang Gao (Segovia et al., 2009) to replace the original, recursive ray tracing algorithm. By 
viewing each recursive ray bounce as an iteration, a “for loop” is implemented into the parallel 
ray tracer to remove the necessity of recursion without losing functionality. A series of linear 
arrays in global memory are then used to store the intermediate colors and surface reflectivity 
values that are returned from the rays in each iteration. Once the iterative loop has completed, 
a convex combination generates a final color value for each index of the linear array series. 
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1.5.4 Caching Surface Data 
Shared memory is a section of memory that is shared between all threads in a block on a 
streaming multiprocessor. It can be used to store data for all threads to access or to allow 
threads to communicate with other running threads in the same block. This work uses shared 
memory to optimize triangle intersection testing by caching data and reducing the number of 
global memory fetches. 
During triangle intersection testing, each ray that has intersected with a bounding sphere of an 
object must perform intersection tests with every triangle that forms the surface of the object. 
This means that if multiple rays intersect the same bounding sphere of an object, the surface 
data of the object will be requested multiple times from global memory for each ray. To improve 
the speed of fetching a large amount of data from global memory, fetched surface data can be 
reused by caching the data in fast, on-chip shared memory. 
To cache the object’s surface data, each thread is responsible for fetching one set of triangle 
data from global memory and storing it into shared memory. Once the data has been stored, 
every thread in the block now has access to a subset of the object’s surface data and can 
perform intersection tests without the need to reload the data for every ray. Because there is a 
limited amount of shared memory, this process repeats until all surface data has been loaded 
and tested for intersections. The decrease in requests to global memory results in an increase in 
speed during triangle intersection testing. 
1.5.5 Optimizing Mesh Data 
Memory size and speed is an important factor in GPU computing. For a parallel program to run 
efficiently when computing large sets of data, it is necessary for the data to be optimized for 
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quick access and computation. The host can assist in reducing the amount of calculations and 
global memory requests on the GPU by pre-processing large sets of data before they are copied 
to the GPU’s memory. This paper uses a pre-processing optimization from Möller & Trumbore to 
reduce the necessary calculations required when testing for intersections between a ray and a 
triangle (Möller & Trumbore, 1997). 
Möller & Trumbore explain that two edges of a triangle need to be calculated before the 
triangle can be tested against a ray for an intersection. This results in a reoccurring edge 
calculation for every ray that is tested against the same triangle. But an optimization can be 
made to prepare the triangle data for intersection tests and remove the reoccurring edge 
calculation. By pre-processing the edge calculation on the host, each triangle can be 
represented as a vertex and two edges in the data set that is copied to the GPU. This process 
removes a large number of operations during ray tracing and increases the speed and 
performance of the triangle intersection algorithm on the GPU. 
1.6 Test Environment 
The ray tracing benchmarks are performed on a desktop machine with the following 
specifications: 
1.6.1 Operating System 
Linux Distribution Ubuntu Gnome Remix 
Version 13.04 
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1.6.2 Software 
Graphics API OpenGL 4.1  
Shading Language GLSL 3.3 
Application Framework Qt 5.0.1 
Application Programming Language C/C++11 
Application Compiler gcc 4.4.7 
g++ 4.7.3 
CUDA Compiler nvcc 5.5.0 
1.6.3 CPU 
Brand Intel 
Series Core i7 
Model BX80601920 
Socket Type LGA 1366 
Core Bloomfield 
Multi-Core Quad-Core 
Name Core i7-920 
Operating Frequency 2.66 GHz 
QPI 4.8 GT/s 
L2 Cache 4 x 256 KB 
L3 Cache 8 MB 
Manufacturing Tech 54 nm 
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1.6.4 GPU 
Brand Asus 
Model ENGTX570 DCII/2DIS/1280MD5 
Interface PCI Express 2.0 x16 
Chipset Manufacturer Nvidia 
Name GeForce GTX 570 
Architecture Fermi 
Core Clock 742 MHz 
CUDA Cores 480 
Memory Clock 3800 MHz 
Memory Size 1280 MB 
Memory Interface 320-bit 
Memory Type GDDR5 
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2 Results 
 
Figure 5 - A Reflective Render of Al, the Crocodile, and the Teapot Using the GPU Ray Tracer 
 
The results of the ray tracing benchmarks have been divided into noteworthy iterations from the 
development process. Each benchmark requires the ray tracer to use one pass of rays to 
generate a 640 by 480 pixel image of three different objects. To test the scalability of the ray 
tracer, each object consists of a varying number of surfaces and triangles. It is important to note 
that each benchmark is displayed in a logarithmic scale and that, because of the iterative design, 
each multi-kernel benchmark includes all previous multi-kernel optimizations. 
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2.1 Single Kernel 
 
Figure 6 - Comparison of Single Thread and Single Kernel Timings 
 
The initial iteration of the CUDA ray tracer was designed to run as a single kernel on the GPU. 
Although it showed a significant improvement in performance over the sequential ray tracer, 
the single kernel appeared unresponsive to the driver and was interrupted after a short period 
of time. Disabling this safety feature resulted in an unresponsive operating system while the 
benchmark was running. 
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2.2 Multi-Kernel 
 
Figure 7 - Comparison of Single Thread and Multi-Kernel Timings 
 
The first iteration of the multi-kernel benchmark required slightly more than twice the time to 
complete when compared to the single kernel benchmark. But, the multi-kernel ray tracer was 
still capable of ray tracing a scene significantly faster than the sequential ray tracer. By 
communicating with the host after short intervals, the multi-kernel ray tracer could run for long 
periods of time without interruption from the driver and allowed the user to communicate with 
the operating system without the system becoming unresponsive. 
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2.3 Multi-Kernel with Single-Precision Floating Point Arithmetic 
 
Figure 8 - Comparison of Single Thread and Multi-Kernel with Single-Precision Floating Point Timings 
 
Originally, the ray tracer used double-precision floating point values to maintain a high level of 
precision during calculations. But, because of the large size of double-precision floating points, 
this resulted in an excessive amount of pressure on register and local memory on the streaming 
multiprocessors. It was eventually decided that double-precision computing was unnecessary 
and could be removed. By replacing the double-precision floating point values with single-
precision floating points, the register and local memory could store twice as many values 
resulting in less memory requests and a large performance increase during calculations. 
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2.4 Multi-Kernel with Surface Caching 
 
Figure 9 - Comparison of Single Thread and Multi-Kernel with Surface Caching Timings 
 
This iteration of the multi-kernel implemented the surface caching technique that was discussed 
in section 1.5.4. By using the on-chip shared memory to store surface data for reuse with other 
threads, a slight increase in performance could be observed in the results of the benchmark. It 
should be noted that the “Al” object was the only item that did not benefit from surface 
caching. This is because an object that consists of many surface, each with a limited amount of 
triangles, requires the cache to update frequently and forces threads to wait for tasks, causing a 
decrease in performance. 
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2.5 Multi-Kernel with Intersection Optimization 
 
Figure 10 - Comparison of Single Thread and Multi-Kernel with Intersection Optimization Timings 
 
The final iteration of the multi-kernel ray tracer optimizes the triangle mesh data for 
intersection, defined in section 1.5.5, to avoid costly triangle edge calculations during ray 
tracing. Based on the results of the benchmark, this optimization primarily targets objects 
consisting of a large number of triangles, such as the crocodile object. 
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Figure 11 - Comparison of Single Thread and Multi-Kernel with Intersection Optimization Timings and 
Reflections Enabled 
 
A second benchmark was also performed with the final version of the parallel ray tracer. This 
benchmark measured how much time the ray tracer required to generate a 640 by 480 pixel 
image of three different objects using two passes of rays with reflections enabled. 
3 Conclusions and Future Work 
By designing and analyzing a CPU and GPU based ray tracer, this paper has successfully 
demonstrated that there is a substantial improvement in performance by using GPGPU 
computing and CUDA for ray tracing. The benchmark results have shown that the parallel ray 
tracer on the GPU is capable of producing images up to 185,241% faster, a speedup of 1852X, 
when compared to the sequential ray tracer on the CPU. 
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There are, however, many optimizations that can still be implemented to further improve the 
performance and stability of the ray tracer. 
Spatial partitioning is a technique used to divide Euclidean space into small, non-overlapping 
regions. Regions are then stored into a hierarchical data structure that can be quickly traversed 
for fast lookup of a region’s contents. Common spatial partitioning data structures include BSP 
trees, quadtrees, octrees, and k-D trees. Currently, this paper uses a brute force technique for 
ray-triangle intersection testing with only a simple bounding volume to avoid unnecessary 
testing with other objects. If a full spatial partitioning structure was implemented, the triangular 
meshes of objects could be divided into small regions, each containing only a few triangles. This 
would result in each ray only being required to test against the minimal number of triangles that 
exist in the regions that the ray passes through, resulting in a dramatic improvement in the 
performance of ray-triangle intersection testing. One problem that must be overcome is the 
recursive nature of a spatial partitioning data structure. A parallel version of the data structure 
would need to be designed before a practical spatial partitioning system could be implemented. 
Fortunately, these data structure are already being researched and designed (Choi et al., 2010). 
To increase stability and performance, it is important to design the ray tracer to dynamically 
adapt to the hardware in the system that it is running on. It is not uncommon for high 
performance desktops and servers to operate with multiple GPUs. By including the functionality 
to detect and use all available GPUs in a system, the ray tracer could easily scale to larger, more 
complex systems while taking full advantage of the system’s hardware. Also, the ray tracer 
should adapt to the GPU that it is running on. Nvidia GPUs can differ in compute compatibility, 
number of processors, size of memory, features, etc. A GPU ray tracer should detect these 
differences and optimize its algorithms to run efficiently on the available hardware. The GPU ray 
tracer in this paper lacks this feature and was only optimized for the available GPU on the test 
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system. When running the ray tracer on a newer and faster GPU, a decrease in performance was 
observed because of the inefficient use of the increased on-chip memory and number of CUDA 
cores. 
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